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PIXELS, IMAGERS AND RELATED
FABRICATION METHODS
CROSS REFERENCE TO RELATED
APPLICATIONS
This application is a U.S. Continuation application of Ser.
No. 12/727,164 filed on Mar. 18, 2010, and incorporated
herein by reference in its entirety.
STATEMENT OF GOVERNMENT GRANT
The invention described herein was made in the perfor-
mance of work under a NASA contract, and is subject to the
provision of public law 96-517 (35 USC202) in which the
contractor has elected to retain title.
FIELD
The present disclosure relates to imagers and related
devices. More in particular, it relates to pixels, imagers and
related fabrication methods.
BACKGROUND
FIG. 1 shows a cross sectional view of a pixel (110) used
as part of a conventional four transistor (4T) pixel architec-
ture (100). The pixel (110) comprises a P-type conducting
region (140) formed in an N-type substrate (120). A pinning
n+ layer (130) is also shown in FIG. 1. A combination of the
pinning layer (130), the conducting region (140) and the
substrate (120) forms a conventional pinned photodiode
(135), as shown by a dotted line in FIG. 1.
A shallow trench isolation region (150) (STI) is further
shown in FIG. 1. The STI region (150) isolates one pixel
from another. The pixel (110) comprises also a transfer gate
(160) provided on top of an insulating region (170).
In operation, during an integration period when the pixel
(110) is exposed to light, the transfer gate (160) is OFF and
charges (in this case holes) generated within the photodiode
(135) are accumulated in the conducting region (140). After
the integration period, the transfer gate (160) is turned on
and the charges held in the conducting region (140) are
transferred to a floating node (180). The floating node (180)
is electrically connected to a 3T structure (125). After
charges are transferred to the floating node (180), the
transfer gate (160) is turned off again and a subsequent
integration period will start.
The 3T structure (125) comprises a source follower (122),
a reset transistor RST (121) and a row select transistor (123).
The source follower (122) converts charge to output voltage.
The reset transistor (121) resets the photodiode (135) before
charge is integrated and the row select transistor (123)
selects a row or line for readout.
The pixel (110) as described above is an example of
conventional CMOS imagers with pinned photodiodes. Such
devices when implemented in deep sub-micron technology,
suffer from both reduced charge handling capacity and
increased electrical cross-talk due to operation from a
reduced power supply. The reduced voltage operation limits
the maximum internal field and hence reduced depletion
width. Both of these are responsible for increased cross-talk
and limited charge handling capacity. For small pixels,
lateral depletion cannot be extended due to the structure of
the imager and therefore more lateral carrier diffusion due to
thermal gradients, will result. The problem is more accen-
tuated for a back-illuminated CMOS imager where the
2
photo-generated carriers have to travel across the entire
thickness of the device. In this case, there is a higher
likelihood that the charges generated within the imager
diffuse laterally and this results in a worse inter-pixel
5 cross-talk.
SUMMARY
According to a first aspect, a pixel is provided, compris-
10 ing: a first semiconductor layer of a first conductivity type;
a second semiconductor layer of the first conductivity type,
formed on the first semiconductor layer; a third semicon-
ductor layer of a second conductivity type that is opposite to
the first conductivity type, formed on the second semicon-
15 ductor layer; a fourth semiconductor layer of the first
conductivity type formed on the third semiconductor layer
having a first depth from a pixel front side; and a charge
collection region of the second conductivity type formed
20 within the third semiconductor layer and the fourth semi-
conductor layer and extending vertically to a second depth
from the pixel front side.
According to a second aspect, an imager is provided,
comprising: a first semiconductor layer of a first conductiv-
25 ity side; a second semiconductor layer of the first conduc-
tivity type, deposited on the first semiconductor layer; a third
semiconductor layer of a second conductivity type that is
opposite to the first conductivity type deposited on the
second semiconductor layer; a fourth semiconductor layer of
30 the first conductivity type formed on the third semiconductor
layer having a first depth from a pixel front side; a charge
collection region of the second conductivity type formed
inside the third semiconductor layer and the fourth semi-
conductor layer extending vertically to a first depth from the
35 imager front side; an insulating region formed above an
imager front side; a transfer gate formed above the insulat-
ing region; and a floating region of the second conductivity
type formed under the imager front side and inside the fourth
semiconductor layer.
40 According to a third aspect, a method of carrier generation
in a pixel is provided, comprising: providing a first semi-
conductor layer of a first conductivity type; providing a
second semiconductor layer of the first conductivity type;
providing a third semiconductor layer of a second conduc-
45 tivity type that is opposite to the first conductivity type;
providing a fourth semiconductor layer of the first conduc-
tivity type having a first depth from an imager front side;
forming the second semiconductor layer on the first semi-
conductor layer; forming the third semiconductor layer on
50 the second semiconductor layer; forming the fourth semi-
conductor layer on the third semiconductor layer; forming a
charge collection region of the second conductivity type
inside the third semiconductor layer and the fourth semi-
conductor layer, the charge collection region extending
55 vertically to a second depth from the imager front side;
illuminating the pixel from either the back side or the front
side; applying a first voltage level to the front side; and
applying a second voltage level to the back side in such a
way that all areas under the semiconductor region and the
60 charge blocking region are depleted.
Further aspects of the present disclosure are shown in the
description, drawings and claims of the present application.
65
BRIEF DESCRIPTION OF FIGURES
FIG. 1 shows a schematic partial cross sectional view of
a known pixel architecture.
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FIGS. 2 and 3 show a schematic partial cross sectional
view according to embodiments of the present disclosure.
FIGS. 4A-413 shows representations of doping profiles
along different sections of the device of FIG. 3.
FIG. 5 shows voltage levels corresponding to regions
inside the device of FIG. 3.
DETAILED DESCRIPTION
In what follows, methods for reducing cross-talk in imag-
ers and related devices will be described.
FIG. 2 shows a cross sectional view of a device (200)
comprising an imager (205) in accordance with an embodi-
ment of the disclosure, connectable, in operation, to an
electronic circuit block (203). Two vertical lines XX' (201)
and YY' (202) are shown in FIG. 2. The imager (205)
comprises a pixel (215). The pixel (215) is a portion of the
imager (205) lying between the two vertical lines (201, 202)
as shown in FIG. 2.
The electronic circuit block (203) comprises electronic
circuits (e.g., conventional 3T, 5T structures, digital/analog
circuits, etc.). The imager (205) comprises a first semicon-
ductor layer (210) of a first conductivity type (e.g., N), a
second semiconductor layer (220) of the first conductivity
type (e.g., N) and a third semiconductor layer (240) of a
second conductivity type (e.g., P) opposite to the first
conductivity type. The first semiconductor layer (210) has a
back side (207) and the third semiconductor layer (240) has
a front side (206). As shown in FIG. 2, the second semi-
conductor layer (220) is formed on top of the first semicon-
ductor layer (210) and the third semiconductor layer (240) is
formed on top of on the second semiconductor layer (220).
A fourth semiconductor layer (280) of the same type as the
first semiconductor layer is formed on top of the third
semiconductor layer (240) by, for example, ion-implantation
or by means of epitaxial growth. The person skilled in the art
will understand that the layers may be built by means of
epitaxial growth and/or by ion-implantation. One may build
the structure top down (280, then 240, then 220, and then
210) or bottom up, or a combination thereof.
As further shown in FIG. 2, the imager (205) further
comprises a charge collection region (250) of the second
conductivity type (e.g., P). The charge collection region
(250) is formed within the third semiconductor layer (240)
and the fourth semiconductor layer (280) (e.g., by way of
implanting) extending vertically to a first depth dl as shown
in FIG. 2. According to an embodiment of the disclosure, the
charge collection region is formed by using two implants, a
heavier p+ near the surface, and a lighter p that is deeper. A
shallow trench isolation (STI) region (270) is also shown in
FIG. 2. The STI region (270) is used to isolate pixels (215)
from one another.
According to an embodiment of the disclosure, the imager
(205) further comprises a first semiconductor region (260)
and a second semiconductor region (261) of the first con-
ductivity type (e.g., N). The first semiconductor region (260)
and the second semiconductor region (261) are formed
within the fourth semiconductor layer (280) and underneath
the front side (206) overlying the charge collection region
(250). As shown in FIG. 2, the semiconductor region (260)
surrounds the STI region (270). The semiconductor region
(261) is a vertical implant located at a perimeter of the pixel
(215), providing pixel to pixel isolation.
FIG. 2 also shows an insulating region (276) provided on
the front side (206) adjacent to the semiconductor region
(260). A transfer gate (275) is also shown in FIG. 2. The
transfer gate (275) is formed on the insulating region (276).
4
With continued reference to FIG. 2, according to an
embodiment of the disclosure, the fourth semiconductor
layer (280) a vertical depth of d2 from the front side (206).
As shown in FIG. 2, according to an embodiment of the
5 disclosure, d2 is larger than dl.
Further shown in FIG. 2, is a floating region (290) of the
second conductivity type (e.g., P). The floating region (290)
is formed underneath the front side (206) and within the
charge blocking region (280) in accordance with an embodi-
io ment of the present disclosure.
According to an embodiment of the disclosure, also
shown in FIG. 2, the imager (205) further comprises a deep
trench isolation region (295) which isolates an electronics
section (296) from rest of the imager (205). The deep trench
15 isolation region (295) borders the entire imaging array, and
not each pixel. The person skilled in the art will understand
that the electronic section (296) can include, for example,
digital and analog circuits requiring completely different
biasing conditions than those of the rest of the imager (205).
20 A first metal contact (292) and a second metal contact
(291) are also shown in FIG. 2. The first metal contact (292)
and the second metal contact (291) provide bias contacts
respectively for the electronic section (296) and the rest of
the imager (205). The person skilled in the art will appreciate
25 that the deep trench isolation region (295) will provide both
thermal and electrical isolation of the electronics section
(296) from the rest of the imager (205). Also, by keeping the
first metal contact (292) separate from the second metal
contact (291), different bias voltages can be applied to the
30 electronics section (296) and the rest of the imager (205). In
this way, the electronic section (296) can be biased based on
requirements of any conventional technology used to fabri-
cate the electronics section (296) and at the same time, a
different bias voltage resulting in a better performance of the
35 imager (205) can be used to bias the rest of the imager (205).
In addition, this arrangement makes the device (200) imper-
vious to substrate noise and ground bounce resulting from a
high speed operation and intermittent current fluctuations in
the electronic section (296).
40 According to an embodiment of the disclosure, the imager
(205) is configured to be illuminated from the bottom side
(207). However, the person skilled in the art will understand
that other variations of the imager (205) will allow illumi-
nation from the front side (206).
45 According to an embodiment of the disclosure, also
shown in FIG. 2, doping concentrations of the second
semiconductor layer (220) and the third semiconductor layer
(240) are chosen such that a depleted region (230) is formed
when proper bias voltages are applied to the front side (206)
5o and the bottom side (207). As a result, the front side (206)
and bottom side (207) becomes electrically isolated, there-
fore, biases applied to the front side (206) and the adjacent
transfer gate (275) can be completely different from that
applied to the bottom side (207). As an example, while
55 CMOS-compatible voltages (e.g., 3V) is applied to the front
side (206) and the transfer gate (275), the bottom side (207)
can be biased to a much larger voltage (e.g. 5V) applied via
the second metal contact (291), resulting in the depleted
region (230). It is understood that, depletion results in
60 collection of carriers (holes in the case of the embodiment
shown in FIG. 2) under the influence of an electric field,
causing the carriers to travel vertically rather than laterally.
As a result, cross-talk is significantly reduced. Simultane-
ously, depletion also increases the charge storage volume,
65 and hence the charge handling capacity. According to an
embodiment of the disclosure, once the depleted region
(230) is generated by applying proper bias voltages, a further
US 9,466,634 B2
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increase in the bias voltage applied to the bottom side (207)
will result in more degree of depletion and as a result, further
improvement in cross-talk can be achieved. The person
skilled in the art will appreciate that the depleted region
(230) is obtained by virtue of the third semiconductor layer
(240).
According to an embodiment of the disclosure, as also
explained later, during operation, the fourth semiconductor
layer (280) will experience a higher potential than the charge
collection region (250). Therefore, generated carriers (holes
in case of the embodiment shown in FIG. 2), will be
channeled more efficiently towards the collection region
(250) which has a lower potential. Consequently, less lateral
charge drift will occur and as a result, cross-talk will further
improve.
In what follows, plots of doping concentrations and
potential profile of different points within the imager (205)
are explained in accordance with the present disclosure.
For the sake of clarity, the cross sectional view of the
imager (205) as shown in FIG. 2 is also shown in FIG. 3. A
vertical axis (310) is shown in FIG. 3. The vertical axis (310)
is pointing downward and is used to represent coordinates of
different points within the imager (205) and along two cross
sections, AN (312), and CC'(313). As can be seen in FIG. 3,
the front side (206) has a coordinate Xf on the vertical axis
(310) and the bottom side (207) has a coordinate Xb on the
vertical axis (310 FIG. 4A shows a representation of doping
profiles along the cross section AN (312) according to an
embodiment of the disclosure. A first profile (410), a second
profile (411) and a third profile (412) are shown in FIG. 4A.
The first profile (410) represents doping concentration in
the semiconductor region (260) underneath the front side
(206). According to an embodiment of the disclosure, the
semiconductor region (260) is highly doped (e.g., 1018
1/cm3). The region (261) is lower doped (e.g. 1016 1/cm3).
The second profile (411) has a peak corresponding to the
charge collection region (250) having a high doping con-
centration (e.g., 1017 to 1018 1/cm3). As a result of the high
doping concentration, as described later, the charge collec-
tion region (260) will experience a lowest potential level
during the integration period, and consequently, generated
carriers (holes in this case) will be efficiently collected in the
charge collection region (260).
The third profile (412) represents doping profiles of the
first semiconductor layer (210) and the second semiconduc-
tor layer (220). Examples for doping profiles n+ and n— as
shown in FIG. 4A are respectively 1016 to 1018 and 1014 to
1016 1/cm3.
FIG. 4B shows a graphic representation of doping profiles
along the cross section CC' (313) according to an embodi-
ment of the disclosure. A fourth profile (431) is shown in
FIG. 4B. The fourth profile (431) represents a doping profile
of the blocking region (280) having a doping concentration
n. An example for the doping concentration n is 1015 to 1016
1/cm3. A fifth profile (432) is also shown in FIG. 4B. The
fifth profile (432) represents a doping profile within the third
semiconductor layer (240) having a doping concentration of
p— as shown in FIG. 4B.
In accordance with an embodiment of the present disclo-
sure, the fourth semiconductor layer (280) is biased to a
maximum analog voltage (e.g. 3V). With the transfer gate
(275) off, a surface potential under the transfer gate (275) is
at or above 3V, and a minimum potential is achieved at the
point xP of FIG. 3, within the charge collection region (250).
As a result, all photo-generated carriers (holes in this case)
are collected in and around this point during an integration
or an exposure period.
T
In order to read out the photogenerated carriers, the
transfer gate (275) is momentarily pulsed down to a lower
voltage (e.g. OV). As a result, all collected carriers (holes in
this case) within the charge collection region (250) are
5 drained of of the floating region (290) which has the lowest
voltage level (e.g., OV).
FIG. 5 shows the device (200) as shown in FIG. 2 with a
slight modification resulting in a further embodiment of the
present disclosure. As can be seen in FIG. 5, only a portion
io of blocking region (280) is laterally extended up to the
charge collection region (250) as opposed to the embodi-
ment shown in FIG. 2 where the charge blocking region is
fully (280) is fully extended laterally up to the charge
collection region (250).
15 The present disclosure has shown pixels, imagers and
related fabrication methods. While the methods and devices
have been described by means of specific embodiments and
applications thereof, it is understood that numerous modi-
fications and variations could be made thereto by those
20 skilled in the art without departing from the spirit and scope
of the disclosure. It is therefore to be understood that within
the scope of the claims, the disclosure may be practiced
otherwise than as specifically described herein.
25 The invention claimed is:
1. A pixel comprising:
a first semiconductor layer of a first conductivity type;
a second semiconductor layer of the first conductivity
type, formed on the first semiconductor layer;
30 a third semiconductor layer of a second conductivity type
that is opposite to the first conductivity type, formed on
the second semiconductor layer;
a blocking region of the first conductivity type formed in
the third semiconductor layer having a first depth from
35 a pixel front side; and
a charge collection region of the second conductivity type
formed within the third semiconductor layer and the
blocking region and extending vertically to a second
depth from the pixel front side, wherein the first depth
40 is deeper than the second depth, the charge collection
region comprising a first charge collection portion and
a second charge collection portion, and
wherein the blocking region extends laterally to one
direction up to a boundary between the first charge
45 collection portion and the second charge collection
portion.
2. The pixel of claim 1, further comprising:
a first shallow trench isolation (STI) region formed under
the pixel front side and beside a pixel first lateral side;
50 and
a second STI region formed under the pixel front side and
beside a pixel second lateral side.
3. The pixel of claim 1 wherein the pixel front side is
adapted to be illuminated in an operative condition of the
55 pixel.
4. A pixel comprising:
a first semiconductor layer of a first conductivity type;
a second semiconductor layer of the first conductivity
type, formed on the first semiconductor layer;
60 a third semiconductor layer of a second conductivity type
that is opposite to the first conductivity type, formed on
the second semiconductor layer;
a blocking region of the first conductivity type formed in
the third semiconductor layer having a first depth from
65 a pixel front side;
a charge collection region of the second conductivity type
formed within the third semiconductor layer and the
US 9,466,634 B2
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blocking region and extending vertically to a second
depth from the pixel front side;
a first shallow trench isolation (STI) region formed under
the pixel front side and beside a pixel first lateral side;
a second STI region formed under the pixel front side and
beside a pixel second lateral side;
a first semiconductor region of the first conductivity type
formed under the pixel front side, the first semicon-
ductor region overlying a portion of the charge collec-
tion region, extending into the third semiconductor
layer and surrounding a first STI region side wall and
a first STI region bottom side; and
a second semiconductor region of the first conductivity
type, formed under the pixel front side, extending into
the third semiconductor layer and surrounding a second
STI region side wall and a second STI region bottom
side.
5. The pixel of claim 4, wherein each of the first semi-
conductor region and the second semiconductor region
extend vertically into the third semiconductor layer at a third
depth from the pixel front side, wherein the third depth is
deeper than the first depth.
6. The pixel of claim 4, wherein the first and second
semiconductor regions at the first depth from the pixel front
side are narrower than the blocking region and the charge
collection region at the first depth from the pixel front side.
7. The pixel of claim 4 wherein the first semiconductor
layer, the second semiconductor layer, the third semicon-
ductor layer, the charge collection region, the blocking
region, the first semiconductor region and the second semi-
conductor region are respectively of (n+, n—, p—, p+, n, n++,
and n+) type or (p+, p—, n—, n+, p, p++, and p+) type.
8. The pixel of claim 4 wherein: the first semiconductor
layer, the second semiconductor layer, the third semicon-
ductor layer, the charge collection region, the blocking
region, the first semiconductor region and the second semi-
conductor region have respective doping concentrations of
(1016 to 1017, 1014 to 1015, 1014 to 1015, 1017 to 1018, 1017
to 1018, 1018, 1018 I/cm3).
9. A pixel comprising:
a first semiconductor layer of a first conductivity type;
a second semiconductor layer of the first conductivity
type, formed on the first semiconductor layer;
a third semiconductor layer of a second conductivity type
that is opposite to the first conductivity type, formed on
the second semiconductor layer;
a blocking region of the first conductivity type formed in
the third semiconductor layer having a first depth from
a pixel front side; and
a charge collection region of the second conductivity type
formed within the third semiconductor layer and the
blocking region and extending vertically to a second
depth from the pixel front side, wherein the charge
collection region is formed by using a first implant and
a second implant lateral to the first implant, the first
implant being formed within the third semiconductor
layer and the second implant being formed within the
blocking region, the second implant having a lighter
doping than that of the first implant.
10. A pixel comprising:
a first semiconductor layer of a first conductivity type;
a second semiconductor layer of the first conductivity
type, formed on the first semiconductor layer;
a third semiconductor layer of a second conductivity type
that is opposite to the first conductivity type, formed on
the second semiconductor layer;
8
a blocking region of the first conductivity type formed in
the third semiconductor layer having a first depth from
a pixel front side; and
a charge collection region of the second conductivity type
5 formed within the third semiconductor layer and the
blocking region and extending vertically to a second
depth from the pixel front side; and
a pixel back side, wherein the pixel back side is adapted
to be illuminated in an operative condition of the pixel.
10 11. An imager comprising:
a first semiconductor layer of a first conductivity side;
a second semiconductor layer of the first conductivity
type, deposited on the first semiconductor layer;
a third semiconductor layer of a second conductivity type
15 that is opposite to the first conductivity type deposited
on the second semiconductor layer;
a blocking region of the first conductivity type formed in
the third semiconductor layer having a first depth from
a pixel front side;
20 a charge collection region of the second conductivity type
formed inside the third semiconductor layer and the
blocking region extending vertically to a second depth
from an imager front side, the charge collection region
comprising a first charge collection portion and a
25 second charge collection portion;
an insulating region formed above the imager front side;
a transfer gate formed above the insulating region; and
a floating region of the second conductivity type formed
under the imager front side and inside the blocking
30 region,
wherein the blocking region extends laterally to one
direction up to a boundary between the first charge
collection portion and the second charge collection
portion.
35 12. The imager of claim 11, further comprising:
a first shallow trench isolation (STI) region formed under
the imager front side and beside an imager first lateral
side; and
a second STI region formed under the imager front side
40 and beside an imager second lateral side.
13. The imager of claim 12, wherein a first semiconductor
region of the first conductivity type is formed under the pixel
front side, the first semiconductor region overlying the first
charge collection portion, extending into the third semicon-
45 ductor layer and surrounding a first STI region side wall and
a first STI region bottom side.
14. The imager of claim 13, further comprising a second
semiconductor region of the first conductivity type, wherein
each of the first semiconductor region and the second
50 semiconductor region extends vertically into the third semi-
conductor layer at a third depth from the pixel front side,
wherein the third depth is deeper than the first depth and the
second depth.
15. The imager of claim 13 wherein: the first semicon-
55 ductor layer, the second semiconductor layer, the third
semiconductor layer, the charge collection region, the charge
blocking region, the first semiconductor region and the
second semiconductor region are respectively of (n+, n—, p—,
p+, n, n++, and n+) type or (p+, p—, n—, n+, p, p++, and p+)
60 type.
16. The imager of claim 13 wherein the first semiconduc-
tor layer, the second semiconductor layer, the third semi-
conductor layer, the charge collection region, the charge
blocking region, the first semiconductor region and a second
65 semiconductor region have respective doping concentrations
of (1016 to 1017, 1014 to 1015, 1014 to 1015, 1017 to 1018, 1017
to 1018, 1018, 1018 I/cm3).
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17. The imager of claim 11, wherein the charge collection
region is formed by the first charge collection portion and
the second charge collection portion lateral to the first charge
collection portion, the second charge collection portion
having a lighter doping than that of the first charge collection
portion.
18. The imager of claim 11 wherein the first depth is
deeper than the second depth.
19. The imager of claim 11, wherein the first charge
collection portion is formed inside the third semiconductor
layer and the second charge collection portion is formed
inside the blocking region.
20. The imager of claim 11 wherein the imager front side
is adapted to be illuminated in an operative condition of the
imager.
21. The imager of claim 11 wherein an imager back side
is adapted to be illuminated in an operative condition of the
imager.
22. The imager of claim 11 further comprising an elec-
tronics region vertically isolated by a deep trench isolation
region.
23. The imager of claim 22 wherein the deep trench
isolation region is extended vertically from the imager front
side up to an imager back side.
24. The imager of claim 22 wherein the electronic region
comprises digital and analog circuits.
25. The imager of claim 22 wherein a first metal contact
is provided on the imager back side isolated from a second
metal contact provided on an electronics region bottom side.
26. The imager of claim 11 wherein the imager is part of
a CMOS image sensor.
27. The imager of claim 11 wherein the imager is part of
a CCD image sensor.
28. The imager of claim 11 wherein: the imager is part of
a 3T, 4T, 5T, 6T, or 7T architecture.
29. A method of carrier generation in a pixel comprising:
providing a first semiconductor layer of a first conduc-
tivity type;
providing a second semiconductor layer of the first con-
ductivity type;
providing a third semiconductor layer of a second con-
ductivity type that is opposite to the first conductivity
type;
forming the second semiconductor layer on the first
semiconductor layer;
forming the third semiconductor layer on the second
semiconductor layer;
forming a blocking region of the first conductivity type
inside the third semiconductor layer, the blocking
region extending vertically to a first depth from the
imager front side;
10
forming a charge collection region of the second conduc-
tivity type inside the third semiconductor layer and the
blocking region, the charge collection region extending
vertically to a second depth from the imager front side,
5 the charge collection region comprising a first charge
collection portion and a second charge collection por-
tion, and the blocking region extending laterally to one
direction up to a boundary between the first charge
collection portion and the second charge collection
10 portion;
illuminating the pixel from either an imager back side or
the imager front side;
applying a first voltage level to the front side; and
applying a second voltage level to the back side in such
15 a way that a semiconductor region in correspondence of
a width of the pixel and a semiconductor region under
the blocking region are depleted.
30. The method of claim 29 wherein the first depth is
deeper than the second depth.
20 31. The method of claim 29, wherein the first charge
collection portion is formed inside the third semiconductor
layer and the second charge collection portion is formed
inside the blocking region.
32. The method of claim 29, further comprising:
25 forming a semiconductor region of the first conductivity
type under the pixel front side, the semiconductor
region overlying the first charge collection portion and
extending vertically into the third semiconductor layer.
33. The method of claim 32, wherein the first semicon-
30 ductor layer, the second semiconductor layer, the third
semiconductor layer, the charge collection region, the block-
ing region, and the first semiconductor region are respec-
tively of (n+, n—, p—, p+, n, and n++) type.
34. The method of claim 33, wherein the first semicon-
35 ductor layer, the second semiconductor layer, the third
semiconductor layer, the charge collection region, the block-
ing region and the first semiconductor region have respec-
tive doping concentrations of (1016 to 1017, 1014 to 1015
1014 to 1015, 1017 to 1018, 1017 to 1018, 1018, 1018 1/cm3).
40 35. The method of claim 32, wherein the first semicon-
ductor layer, the second semiconductor layer, the third
semiconductor layer, the charge collection region, the block-
ing region and a first semiconductor region are respectively
of (n+, n—, p—, p+, n, and n++) type.
45 36. The method of claim 29, wherein the second voltage
level is larger than the first voltage level.
37. The method of claim 29, wherein the first voltage level
is 3V, the second voltage level is 5V and the pixel is
illuminated from the back side.
